The physics aims for the future multi-TeV e + e -Compact Linear Collider (CLIC) impose high precision requirements on the vertex detector which has to match the experimental conditions, such as the time structure of the collisions and the presence of beam-induced backgrounds. The principal challenges are: a point resolution of 3 µm, 10 ns time stamping capabilities, low mass (⇠0.2% X 0 per layer), low power dissipation and pulsed power operation. Recent results of test beam measurements and GEANT4 simulations for assemblies with Timepix3 ASICs and thin active-edge sensors are presented. The 65 nm CLICpix readout ASIC with 25 µm pitch was bump bonded to planar silicon sensors and also capacitively coupled through a thin layer of glue to active HV-CMOS sensors. Test beam results for these two hybridisation concepts are presented. 
Introduction
The Compact Linear Collider (CLIC) [1] concept for a future linear e + e -collider has the potential to complement the measurements done by the LHC experiments. With proposed centre-of-mass energies of 380 GeV, 1.5 TeV and 3 TeV and with instantaneous luminosity up to 6 ⇥ 10 34 cm 2 s 1 , it allows for high precision measurements of Standard Model physics and of new physics potentially discovered at the 13 TeV LHC. The precision physics requirements and experimental conditions set challenging demands for the vertex detector in terms of spatial resolution, material budget, timing resolution and efficient heat removal from sensors and readout. The CLIC vertex detector R&D programme studies di↵erent sensor technologies and takes into account constraints from mechanics, power delivery and cooling. The goal is to achieve a single-point resolution of 3 µm with 50 µm thick sensors coupled to 50 µm thick readout ASICs with 25 µm pixel pitch.
The feasibility of thin sensors for operation for the CLIC vertex detector is studied with the Timepix3 [2] readout chips with a pixel size of 55 µm. Test beam data for 50 µm thick sensors is compared to Geant4-based [3] simulations. The simulation is extrapolated for smaller pixels of 25 µm, as presented in Section 2.1.
Di↵erent guard ring solutions for thin active-edge sensors and their test beam results are introduced in Section 2.2.
CLICpix [4] , a readout ASIC with 25 µm pixel pitch, is developed in 65 nm CMOS technology. CLICpix is either bump bonded to planar silicon sensors or capacitively coupled through a thin layer of glue to active sensors implemented in I On behalf of the CLIC detector and physics collaboration (CLICdp)
Email address: niloufar.alipour.tehrani@cern.ch (N. Alipour Tehrani) a commercial 180 nm High-Voltage (HV) CMOS process [5] . Results of recent test beam measurements for these two hybridisation concepts are presented in Section 3.
Thin sensor studies with the Timepix3 readout ASIC
Thin n-in-p planar sensors with active edge produced by Advacam [6] , using a Deep Reactive Ion Etching (DRIE) process, are bump bonded to the Timepix3 readout chips (55 µm pixel pitch). The tested assemblies with 50 µm thick sensors are listed in Table 1 . They are studied in test beams and compared with simulations. Table 1 .
The assemblies were tested at the CERN SPS with 120 GeV pions, making use of a beam reference telescope. The telescope, as shown in Figure 3a , is made of 6 planes of Timepix3 ASICs bump bonded to 300 µm thick p-in-n planar sensors. The planes are rotated by 9 around the x axis (perpendicular to the beam axis) and the z axis (parallel to the beam axis) to optimise the charge sharing within the sensors and obtain a pointing resolution of ⇠2 µm on the device under test (DUT).
Sensor performance
The cluster-size distribution and the hit residuals for 50 µm thick sensors are investigated in data and simulation. The simulation of the test beam setup is done using the Geant4-based package AllPix [7] . The test beam simulation geometry is shown in Figure 3b . Digitisers for the telescope planes and the DUT take into account the semiconductor physics, drift, di↵u-sion, charge sharing in the planar sensors and also noise in the readout ASICs.
Device Under Test (DUT) Figure 5 shows the cluster-size distribution and the hit residuals for an extrapolation of the simulation to 25 µm pitch pixels with 50 µm thick sensors with a Timepix3-type readout chip operated at 500 electrons threshold with 10-bit TOT measurement and an electronic noise of ⇠90 electrons. The same digitiser as the one used to validate the simulation in Figure 4 is used for the extrapolation. Even with a small pitch, in such thin sensors, only ⇠16% of clusters originating from minimum ionising particles contain more than one pixel. The residual distribution is therefore dominated by the broad peak from single-pixel clusters and the resulting resolution of ⇠6 µm is still significantly worse than the required 3 µm.
Edge performance
The performance of active edge solutions with di↵erent guard ring layouts for thin sensors are presented in this section. ure 6 shows the layout of the assemblies listed in Table 1 . : Sensor layouts for di↵erent guard-ring solutions for the assemblies described in Table 1 . (a) shows the convention used in Figures 7, 8, 9 and 10 to express the e ciency and the charge distribution at the edge as a function of the track position. The border of the last pixel before the edge is indicated by a dashed line (at position 0 mm) and the physical sensor edge with a continuous line. The edge distance is defined by the distance between the last pixel implant and the physical sensor edge.
The e ciency and the collected charge (time-over-threshold TOT) on the edge as a function of the track position are shown in Figures 7, 8, 9 and 10 with the convention as illustrated in Figure 6a . The border of the last pixel (at 0 mm) is indicated with a dashed line and the physical sensor edge is shown in continuous line. The detection e ciency is calculated by counting the number of matched tracks to hits on the DUT divided by the total number of tracks projected on the DUT. The e ciency within the pixels is then mapped into a grid of 2 ⇥ 2 pixels. The x-axis shows the track position relative to the last pixel. The y-axis combines the tracks for the even rows (in the coordinates between 0 mm and 0.055 mm) and the odd rows (in the coordinates between 0.055 mm and 0.11 mm). The z-axis shows the e ciency. To increase the statistics, the beam was focused on only one of the edges during the data taking. The assemblies without ( Figure 7 ) and with floating guard ring ( Figure 8 The grounded guard ring degrades significantly the detection e ciency at the edge. For 28-GNDGR, the e ciency drops between pixels as shown in Figure 9 . A large part of the charge is collected by the guard ring. For 55-GNDGR, as shown in Figure 10 , the edge is not e cient anymore due to the reduced amount of detected charge in thin sensors and its low sharing to the neighbouring pixels (lower than the threshold of the readout chip). All of the charge created in the edge is collected by the guard ring. For thin sensors, a floating guard ring appears to be the most suitable solution, as it shows a high detection e ciency at the edge and an acceptable breakdown behaviour (Figure 2 ). Tests with additional assemblies will be needed to confirm this observation.
CLICpix readout ASIC
CLICpix is a pixel detector ASIC demonstrator developed for the CLIC vertex detector. It is designed in a commercial 65 nm CMOS process with a pixel pitch of 25 µm and the ability of simultaneous 4-bit energy (time-over-threshold TOT) and time (time-of-arrival TOA) measurements (<10 ns hit-time resolution). The demonstrator chip consists of a matrix of 64 ⇥ 64 pixels and was tested with 200 µm thick n-in-p planar sensors as well as active HV-CMOS sensors capacitively coupled through a thin layer of glue.
CLICpix and planar sensors
A single-chip indium bump bonding process for 25 µm pitch has been developed at SLAC [8] . 200 µm thick n-in-p planar sensors have been bump bonded to CLICpix readout ASICs. Beam tests were carried out with the EUDET/AIDA telescope [9] at the CERN SPS. Figure 11 shows the average signal of the pixel with the highest charge (the leading pixel) in a cluster as a function of the track position for one of the assemblies. In this Figure, unconnected (1.8%), dead (0.3%) and shorted (1.0%) pixels can be seen. For shorted pixels, less charge can be detected by each pixel since the charge is shared equally. Missing solder connections caused the unconnected channels.
A detection e ciency of greater than 99% was observed when excluding unconnected, dead and shorted pixels.
CLICpix and HV-CMOS active sensors
A capacitively coupled pixel detector (CCPDv3) implemented in a commercial 180 nm High-Voltage (HV) CMOS process is used as active sensor with integrated amplification. The CCPDv3 chip is capacitively coupled from its amplifier output to the CLICpix readout ASIC through a thin layer of glue. Figure 12: Cross-section of a CCPDv3-CLICpix assembly taken with an optical microscope [5] .
detection e ciency even for low bias voltages, as shown in Figure 13 . For the nominal operation threshold of 1200 electrons, the e ciency is better than 99.9%. The spatial resolution is not sensitive to the applied bias voltage and is ⇠6 µm after subtraction of the track resolution [5] . 
Conclusions
The R&D on sensor and readout ASICs for the CLIC vertex detector addresses the requirements by performing measurements and simulations for a variety of thin planar sensor assemblies hybridised to the Timepix3 readout ASICs. Di↵erent guardring solutions for thin active-edge sensors are under study. The 25 µm pitch CLICpix readout ASIC demonstrator was tested successfully with planar and active HV-CMOS sensors. The results of the R&D gradually approach the challenging CLIC vertex detector requirements.
